Vol 4, No 1 (2019)

Designing of Efficient Subtractor Circuits using Reversible Logic

Authors : P. Devi Pradeep, N.Ramkumar

Abstract: In modern VLSI systems power dissipation is very high due to rapid switching of internal signals. It has been shown that for every bit of information lost in logic computations that are not reversible, KT*log2 joules of heat energy are generated, where K is Boltzmann’s constant and T is the absolute temperature at which computation is performed [1]. In fact zero power dissipation in logic circuits is possible only if a circuit is composed of reversible logic gates. The design implemented using Tanner Spice tools

Keywords: Reversible gates, CMOS, Fredkin, Toffoli, Peres

Full Issue

View or download the full issue PDF 30-40

Table of Contents