

Design of Low Power CMOS LC VCO Using Nm Technology

Priyanka Meathil¹, Jitendra Ahirwar²

M.tech Scholar¹, Assistant Professor²

Department of Electronics and Communication

Infinity Management and Engineering College, Sagar (M.P.), India

Corresponding Authors' Email: - priyankameathil@gmail.com¹, er.jitendra87@gmail.com²

Abstract

In this paper, a Low power CMOS LC Voltage Controlled oscillator for C band has been designed. The cross coupled differential LC VCO topology is used to optimize the trade- off between the phase noise and power consumption. A 70nm CMOS technology has been used for wireless applications. To achieve high frequency tuning range a variable MOS capacitance has been used by varying gate voltage of MOS in order to meet this VCO topology for C band applications. Simulation is performed by Tanner EDA 14.0 on 70nm CMOS technology. The tuning frequency of the LC VCO circuit is from 4.99 to 5.38GHz this can obtain by applying the tuning voltage ranging from 1.5 to 2.7 V. This topology dissipates power of 1.40mW at the Maximum oscillation frequency which is very low as compare to conventional VCO.

Keywords: Voltage Controlled oscillator (VCO), tuning frequency, tuning range, power consumption, CMOS

INTRODUCTION

Oscillators are important part of many electronic systems which is used from clock generation in microprocessor to carrier synthesis in cellular mobile communication requiring different oscillator topologies and performance

parameter. Recently the rapid growth in the field of wireless communication and the advancement in complementary metal Oxide semiconductor (CMOS) technologies have made it possible to implement high frequency oscillator using CMOS Technology. In wireless

communication oscillators are required to be tunable over a wide frequency range. The wide frequency range is usually obtained by varying the voltage and the name comes Voltage Controlled Oscillator (VCO). VCO is the unique component in frequency synthesizer for Radio Frequency (RF) for wireless Communication application.

Voltage Controlled Oscillators (VCOs) works as a critical component in many wireless RF transceivers and are mostly associated with signal processing tasks like frequency selection and carrier generation. Now a day, RF transceivers required to be programmable carrier frequencies, and commonly rely on phase locked loops (PLLs) to accomplish the same. These PLLs has a less accurate RF oscillator in a feedback loop whose frequency can be controlled by changing control signal. [1-2]

The key performance of a VCO is depending on phase noise at certain range of frequency, tuning range of the frequency, power consumption. The VCO selection is depends on this key performance. The ring VCO and LC VCO topologies provide all the key performance. For wireless application VCO required low phase noise and low

power consumption performance. In LC VCO, the phase difference between tank current and tank voltage is zero i.e. LC VCO has inherent filtering capabilities which substantially reduces phase noise to great extent. Due to this unique reason LC VCO is preferred over the ring VCO for wireless applications. [3].

There are many different topologies for designing, LC VCO which have been cited in [4-6]. They are single transistor Oscillator Topology, Cross-coupled differential topology, CMOS core cross-coupled differential topology, Quadrature VCO with reconfigurable LC VCO. One transistor topology has acquired larger transistor area compared to cross coupled differential topology. For this reason cross coupled differential topology is considered more accurate topology than one transistor topology, for fully integrated CMOS VCO. CMOS Core cross coupled topology having higher parasitic capacitance over cross coupled differential topology.

Higher the parasitic capacitance means lower the tuning range. Due to this reason CMOS cross coupled topology is not prefer for high frequency range for wireless applications [7-13]. In [14] a switched capacitor array, substrate noise filter and two power supply are involved in

the CMOS differential cross coupled topology. This proposed wide band LC VCO used for low phase noise and low power consumption wireless applications.

This paper proposes a cross coupled differential topology for high frequency application and low power consumption. The objective of proposed design is to achieve high frequency operation and low power consumption using 70nm CMOS technology without involving two power supply and switched capacitor array.

Rest of the paper is organized as follows: in section II; basic feedback amplifier model for oscillator & Barkhausen criteria for oscillation is discussed. The proposed cross coupled differential topology & simulation result are discussed in section III. Simulation results are compared in section IV, whereas section V concludes the paper.

Feedback Model of Oscillator

An oscillator is a device which produces a periodic output usually in the form of voltage. Oscillators are nonlinear in nature, though are usually viewed as a linear time invariant feedback system as shown in Figure 1. In the s-domain, the transfer function of this negative feedback amplifier system is given by




Fig.1. Negative feedback system with frequency selective network

$$\frac{V_{out}}{V_{in}}(s) = \frac{A(s)}{1 + A(s)F(s)}$$

This system provides a periodic output at frequency $S=j\omega_0$. If the loop gain $A(s)F(s)$ is equal to -1 at a specific frequency ω_0 , the closed loop gain approach to infinity. Under this condition the circuit amplifies its own noise component indefinitely and system trends to be unstable. In summary, if a negative feedback circuit has a loop gain that satisfies two conditions:

$$\begin{aligned} |A(j\omega_0)F(j\omega_0)| &\geq 1 \\ \angle |A(j\omega_0)F(j\omega_0)| &= 180 \end{aligned}$$

The Barkhausen Criteria for oscillation is Compulsory but not sufficient [1].

Cross Coupled Transistor Topology

The topology which we used in this circuit has parallel combination of LC tank lossy section, cross coupled NMOS transistor pair, current mirror and variable capacitor as shown in figure number 2. LC tank section has capacitor (C), inductor (L) and

tank resistance in parallel LC (R_p). Cross coupled MOS transistor pair which provides an equivalent negative resistance. This resistance is used to compensate LC tank equivalent parallel resistance. Due to low noise characteristics of a PMOS device a PMOS cross-coupled transistor pair has been adopted in a VCO design. The PMOS having very small hot carrier effect. This is a very critical case in a CMOS process where hot electron noise is significant. Flicker noise of a PMOS devices is approximate ~ 10 times smaller than that of a NMOS devices for the equal transistor dimension. Considering that a PMOS transistor has a lower mobility, the flicker noise of a PMOS device should be lower at given current and g_m as larger gate area. Due to this reasons, it has been declared that a VCO using a cross-coupled

PMOS pair shows low phase noise characteristics. PMOS devices have to be double the size of NMOS devices to achieve similar trans-conductance parameters. For this reason NMOS cross coupled pair transistor device is more preferred over PMOS cross coupled pair transistor device in this topology [16-18].

In order to get a desirable control over the negative resistance and evidently, the oscillation amplitude, a current mirror is generally taken to limit the supply current. The bias current that flows through current mirror is called as the tail current and it sets the total power dissipation. However, in some cases, it has been observe that it may be advantageous to eliminate the tail current source to get better phase noise characteristics [6].




Fig.2. Cross coupled differential topology

VCO Design

MOS Varactor

The MOS capacitor has a structure that is analogous to a parallel plate capacitor with the source, drain and bulk (D, S, and B). In

this proposed topology a PMOS transistor connected together realizing one plate of the capacitor and the polysilicon gate constituting the other. The resulting MOS capacitor is illustrated in Figure 3.




Fig.3. MOS Capacitor




Fig.4. Capacitance versus voltage characteristics

Final Proposed VCO Design

The schematic circuit diagram of the proposed LC VCO is shown in Fig. 5. The topology of proposed circuit is based on NMOS cross coupled differential LC structure (N-pair) with NMOS is used as a tail current source. The circuit structure

once optimized, it performs better than other common VCO topologies, in terms of the power consumption and high frequency of operation for RF application. The better your paper looks, the better the Journal looks. Thanks for your cooperation and contribution.




Fig.5. Proposed cross coupled differential LC VCO topology.




Fig.6. Simulation result of Proposed crossed coupled differential LC VCO topology




Fig.7. Frequency vs. vcon voltage plot




Fig.8. Power drawn from the Source

Comparison and Discussion

TABLE I. Comparison of Parameter

Mode	This Work	Ref.14
Technology	70nm	65nm
Frequency(in GHz)	4.99-5.38	0.75-1.5
Power Consume	1.4 mW	3.4mW
Tuning Range	1.5-2.7	83%
Tuning Voltage	7.18	--

A comparison of this work with previous wide-tuning range design is shown in Table given below. From this comparison table, it is seen that cross coupled differential LC VCO topology has low power consumption and high frequency for C band applications.

CONCLUSIONS

A low power high frequency cross coupled differential LC VCO topology is realized

in the Tanner 14.0 on 70nm CMOS technology for C Band applications. The tuning Frequency range of the VCO is from 4.99 to 5.38 GHz with tuning voltage from 1.5 to 2.7 V while consuming 1.4mW power. The main advantage of this topology is lower-power consumption and also high frequency operation for wireless applications.

REFERENCES

1. J. Lannacci, "Internet of things (IoT); internet of everything (IoE); tactile internet; 5G – A (not so evanescent) unifying vision empowered by EHMES (energy harvesting MEMS) and RF-MEMS", *Sensors and Actuators A: Physical*, vol. 272, pp. 187-198, 2018.
2. V. Gazis, "A survey of standards for machine-to-machine and the internet of things", *IEEE Comm. Surv. Tutor*, vol.19, pp. 482–511, 2016.
3. M. Moghavvemi, "Performance Review of High-Quality-Factor, Low-Noise, and Wideband Radio-Frequency LC-VCO for Wireless Communication [Application Notes]", *Microwave Magazine*, vol. 12, pp. 130-146, June 2011.
4. Behzad Razavi, *Design of Analog CMOS Integrated Circuits*, Tata McGraw hill ed., 2002.
5. A. Hajimiri and T. H. Lee, "Jitter and Phase noise in ring oscillators", *IEEE J. Solid State Circuits*, 34(6):790-804, June 1999.
6. B. Razavi, *RF Microelectronics*, Prentice-Hall, 1998.
7. S. Levantino, C. Samori, A. Bonfanti, S.L.J. Gierkink and A.L. Lacaitai, "Frequency dependence on bias current in 5 GHz CMOS VCOs: impact on tuning range and flicker noise up conversion", *IEEE J. of Solid-State Circuits*, vol. 37, pp. 1003-1011, Aug. 2002.
8. Mrunalini Nandanwar and Deepak Dandekar, "High Performance VCO for Low Power RF Transmitter-A Review", the National Conference on Innovative Paradigms in Engineering & Technology (NCIPET-2012), pp. 22-25, 2012.
9. Mohammad Niaboli-Guilani, Dalenda Ben Issa, Abdennaceur Kachouri and Mounir Samet, "A Low Power Low Phase Noise CMOS VoltageControlled Oscillator", in 17th International Conference Electronics, Circuits, and Systems (ICECS), pp. 422 - 425, Dec. 2010.
10. Nabil Boughanmi, "High Q-VCO with Low phase noise for

- Communications applications”, in the International, Design and Test of Integrated Systems in Nanoscale Technology, Conference, pp. 370-373, 2007.
11. Han-il Lee, Tae-young Choi, Saeed Mohammadi and Linda P.B. Katehi, “An Extremely Low Power 2 GHz CMOS LC VCO for Wireless Communication Applications”, The European Conference on Wireless Technology, pp. 31-34, Oct. 2005.
 12. Lin Jia, Kiat Seng Yeo and Manh Anh Do, “A Novel Methodology for the Design of LC Tank VCO with Low Phase Noise”, in IEEE International Symposium on Circuits and Systems (ISCAS), vol. 1, pp 376-379, 23-26 May 2005.
 13. Ali Hajimiri and Thomas H. Lee, “Phase Noise in CMOS Differential LC Oscillators”, 1998 Symposium on VLSI Circuits-Digest of Technical Papers, pp. 48-51, Jun 1998.
 14. R. Saeidi, N. Masoumi, F. Kalantari and M. S. Oskoei, “Analyzing of Phase Noise in CMOS LC Oscillators” in the 17th International Conference on Microelectronics (ICM), pp. 330-337, Dec. 2005.
 15. Mohd. Shahrul Amran, Queennie Lim Suan Imm and Albert Victor Kordeschl, “Design of a 130nm CMOS Differential Cross-coupled 5 GHz LC Oscillator”, in proceeding of Asia-Pacific on applied electromagnetics, pp.20-21, December 2005.
 16. Zhou Mingzhu, “A low phase noise wideband VCO in 65nm RF CMOS for low power applications,” in International Conference Microwave and Millimeter Wave Technology (ICMMT), pp. 1 - 4, May 2012.
 17. Cheol-Hoe Kim, Soo-Hwan Shin, and Hyung-Joun Yoo, “A Low Phase Noise and Low Power Series Coupled Quadrature VCO Using Reconfigurable LC Tank”, in International Conference Radio and Wireless Symposium, pp. 395 - 398, Jan. 2008.
 18. Ali Hajimiri and Thomas H. Lee, “Phase Noise in CMOS

Differential LC Oscillators”, 1998
Symposium on VLSI Circuits-
Digest of Technical Papers, pp. 48-
51, Jun 1998.

19. Albert Jerng and Charles G. Sodini,
“The Impact of Device Type and
Sizing on Phase Noise
Mechanisms”, IEEE journal Of
Solid State Circuits, Vol. 40,
February 2005.

20. Sherif Mohamed, Maurits
Ortmanns, and Yiannos Manoli
“Design of Current Reuse CMOS
LC-VCO”, IEEE, 2008.

21. Iji Ayobami B, Forest Zhu, and
Michael Heimlich, “Design of Low
Power, Wider Tuning Range
CMOS Voltage Control Oscillator
for Ultra Wideband Applications”,
IEEE International Conference on
IC Design & Technology
(ICICDT), pp. 1-4, June 2012.