MANTECH Publications

Journal of Research in Electrical Circuits and Systems
Volume 11, Issue 2, May-August 2026
ISSN: 3139-2059 (Online)

Neuromorphic Circuit Design Using Memristive Devices for Energy-Efficient Edge Artificial Intelligence Applications

Jignesh Shah[1], Sonam Khandelwal[2], Amit Gupta[3]

ABSTRACT

Edge Artificial Intelligence (AI) deployment is fundamentally constrained by the memory wall and energy inefficiencies inherent to traditional von Neumann computer architectures. As deep learning models expand in complexity, executing real-time inference and on-device learning at resource-constrained edge nodes requires a radical departure from conventional digital CMOS paradigms. Neuromorphic computing, which mimics biological neural architectures by co-locating computation and storage, presents a transformative alternative. Memristive devices—including Resistive Random-Access Memory (RRAM), Phase-Change Memory (PCM), and Spin-Transfer Torque Magnetic RAM (STT-MRAM)—have emerged as prime hardware enablers due to their non-volatility, high integration density, analog tuneability, and nanosecond switching kinetics. This paper presents a comprehensive review of neuromorphic circuit designs leveraging memristive devices for energy-efficient edge AI applications. We analyze fundamental memristor device physics, crossbar array architectures for matrix-vector multiplication (MVM), and bio-inspired spiking neural network (SNN) hardware implementations. Furthermore, we examine key non-ideal device effects—such as resistance variation, conductance drift, non-linearity, and sneak-path currents—and evaluate circuit-level and algorithmic mitigation strategies. Quantitative performance benchmarking demonstrates that memristive neuromorphic accelerators achieve up to 2–3 orders of magnitude higher energy efficiency (TOPS/W) compared to digital GPUs and edge TPUs. Finally, we highlight current technical bottlenecks, ethical considerations, and future avenues toward monolithic 3D integration and bio-hybrid edge AI devices.

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved

KEYWORDS: *Neuromorphic Computing, Memristor Crossbar Arrays, Edge Artificial Intelligence, Resistive RAM (RRAM), Spiking Neural Networks (SNN), Energy-Efficient Hardware, In-Memory Computing.*

INTRODUCTION

The exponential growth of Internet of Things (IoT) sensors, autonomous robotics, wearable healthcare monitors, and smart mobile systems has catalyzed an unprecedented surge in data generation at the network edge [1]. Conventional cloud-centric AI architectures, which rely on transmitting raw sensor streams across wireless networks to centralized data centers, incur severe latency penalties, excessive bandwidth consumption, and critical privacy vulnerabilities [2]. Consequently, shifting intelligence from cloud servers directly to resource-constrained edge devices—termed Edge AI—has become a paramount engineering objective [3].

However, executing state-of-the-art Deep Neural Networks (DNNs) and Spiking Neural Networks (SNNs) on conventional edge hardware is severely impeded by the classical von Neumann bottleneck [4]. In von Neumann architectures, physical separation between the central processing unit (CPU/GPU) and memory blocks (DRAM/SRAM) mandates continuous high-frequency data shuttling across bus interfaces [5]. In deep learning workloads, where Matrix-Vector Multiplications (MVM) represent over 85–90% of total computational operations, data movement energy consumes up to 100–1000× more energy than the arithmetic operations themselves [6]. This thermal and power barrier, often referred to as the 'memory wall', strictly limits the operational lifetime and intelligence capability of battery-powered edge systems [7].

Neuromorphic computing offers a paradigm shift by emulating the structure and bio-physical mechanisms of biological brains, where memory (synapses) and processing (neurons) are tightly co-located in massive, parallel networks [8]. Biological brains operate at an astonishing power envelope of approximately 20 Watts while executing complex real-time cognitive tasks, outperforming modern supercomputers in energy efficiency by several orders of magnitude [9]. To realize hardware implementations of neuromorphic systems, physical non-volatile memory technologies capable of analog conductance tuning are required [10].

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved

Since Leon Chua's theoretical formulation of the memristor in 1971 and Hewlett-Packard's physical realization in 2008, memristive devices have emerged as the ideal candidate for hardware synapses [11]. Memristors modulate their conductance in response to applied electrical stresses, retaining their state without power consumption [12]. Arranged in crossbar topologies, memristor arrays execute MVM operations directly in the analog domain using Ohm's law for multiplication ($I = V \cdot G$) and Kirchhoff's current law for summation ($I_{total} = \sum I_i$), thereby eliminating the memory wall [13]. This review systematically evaluates memristive neuromorphic circuit designs, architectural strategies, device non-idealities, and edge AI benchmarking.

LITERATURE REVIEW

The evolution of memristive neuromorphic hardware spans across materials science, device physics, circuit topology, and algorithmic co-design. In early investigations, Strukov et al. [14] demonstrated nanoscale titanium dioxide (TiO_2) thin-film memristors exhibiting bipolar resistive switching. Subsequent advancements transitioned toward transition metal oxides such as Hafnium Oxide (HfO_x), Tantalum Oxide (TaO_x), and Titanium Oxide (TiO_x), which offer superior endurance (>10^8 cycles) and sub-nanosecond switching times [15]. Beyond oxram/RRAM, Phase-Change Memory (PCM) based on chalcogenide alloys ($Ge_2Sb_2Te_5$) demonstrated highly stable multi-level cell (MLC) capabilities, though requiring higher reset power [16]. Spin-Transfer Torque and Spin-Orbit Torque Magnetic RAM (STT/SOT-MRAM) offered ultra-high endurance (>10^12 cycles) but limited analog resistance dynamic ranges [17].

At the circuit level, Hu et al. [18] pioneered high-density passive crossbar arrays for vector-matrix multiplication. However, passive arrays suffer severely from sneak-path currents—unwanted leakage currents flowing through unselected neighboring cells during read/write operations [19]. To alleviate sneak paths, researchers developed One-Transistor-One-Resistor (1T1R) and One-Selector-One-Resistor (1S1R) configurations [20]. Zidan et al. [21] demonstrated that field-programmable analog arrays utilizing 1T1R RRAM crossbars could successfully execute image recognition and signal processing algorithms with sub-milliwatt power budgets.

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved

In the domain of bio-inspired computing, Indiveri et al. [22] integrated memristive devices with Complementary Metal-Oxide-Semiconductor (CMOS) neuron circuits to implement Spiking Neural Networks (SNNs). These hybrid CMOS-memristor systems support bio-realistic learning rules such as Spike-Timing-Dependent Plasticity (STDP), wherein synaptic weight updating is modulated by the precise relative timing of pre- and post-synaptic action potentials [23]. Kuzum et al. [24] demonstrated PCM-based synaptic arrays executing unsupervised STDP learning for pattern classification. More recently, Yao et al. [25] fabricated a fully integrated, multi-array 3D RRAM neuromorphic chip capable of on-chip learning, marking a pivotal transition from discrete device testing to fully functional edge AI hardware systems.

RESEARCH GAP

Despite significant progress in device fabrication and proof-of-concept chip demonstrations, a major divide remains between lab-scale memristor prototypes and robust, commercially viable edge AI hardware [26]. Literature identifies four critical research gaps:

- Non-Ideal Device Dynamics vs. Algorithm Sensitivity: Memristive devices inherently exhibit non-linear conductance programming, cycle-to-cycle and device-to-device variability, telegraph noise, and temporal conductance drift [27]. Traditional deep learning algorithms assume perfectly linear and symmetric weight updates; performance degrades drastically when mapped directly onto non-ideal physical crossbars [28].
- Overhead of Analog-to-Digital and Digital-to-Analog Converters (ADCs/DACs): While analog MVM in crossbars is extremely fast and low-power, interfacing analog crossbars with digital control logic requires high-resolution ADCs and DACs [29]. Recent reports show that peripheral data converters can consume up to 80–90% of total chip power and area, effectively nullifying the energy efficiency gains of the memristive core [30].
- Trade-off Between On-Chip Learning and Hardware Complexity: Most memristive edge processors operate exclusively in inference mode with pre-quantized, off-line trained weights [31]. Implementing continuous, real-time on-device training requires complex peripheral programming pulse generators and precise closed-loop read-verify schemes, increasing silicon area footprint [32].
- Lack of Standardized Benchmarking Frameworks: Extrapolations of device-level metrics (e.g., single-junction energy) to system-level metrics (TOPS/W, frames/sec/W) often ignore peripheral circuit dissipation, parasitical IR drops, and interconnect losses, leading to inconsistent literature comparisons [33].

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved

OBJECTIVES

To bridge these critical research gaps, this review article establishes the following primary objectives:

- To systematically categorize and evaluate the physics, switching mechanisms, and performance metrics of key memristive technology families (RRAM, PCM, STT-MRAM, FeRAM) for neuromorphic edge acceleration [34].
- To analyze memristor crossbar array architectures, evaluating 1T1R, 1S1R, and passive crossbars with respect to sneak-path mitigation, density, and parasitic IR drop drop-off [35].
- To comprehensively investigate circuit-level peripheral strategies, specifically low-power ADC/DAC-less mixed-signal schemes, time-domain encoding, and stochastic computing interfaces [36].
- To quantify the performance, throughput, and energy efficiency of memristive edge AI accelerators against conventional GPU/TPU baselines across benchmark computer vision and SNN tasks [37].
- To provide strategic directions for addressing device variability, thermal drift, monolithic 3D integration, and commercialization pathways [38].

METHODOLOGY

This review employs a combined analytical modeling, systematic cross-literature benchmarking, and circuit topology evaluation framework. Memristive devices are analyzed based on their non-volatile state retention, conductance modulation equations, and array-level Kirchoff equations.

Mathematical Formulation of Memristive Synaptic Operations

An ideal memristor is defined by the functional relationship between magnetic flux ϕ and electric charge q, $f(\phi, q) = 0$. For a voltage-controlled memristive device, the state-dependent Ohm's law and internal state evolution equations are given by:

Ohmic Conductance: I(t) = G(w, V, t) \cdot V(t)

State Variable Kinetics: \frac{dw}{dt} = f(w, V, t)

Where G is the device conductance, w represents internal physical state variables (such as conductive filament radius in RRAM or crystalline fraction in PCM), and $V(t)$ is the applied voltage bias across the two-terminal device.

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved

In an $N \times M$ memristive crossbar array executing Matrix-Vector Multiplication (MVM), an input voltage vector $\mathbf{V}_{in} = [V_1, V_2, \dots, V_N]^T$ is applied to the row wordlines. The output current I_j collected at the j-th column bitline under ideal conditions obeys Kirchhoff's current law:

I_j = \sum_{i=1}^{N} V_i \cdot G_{i,j} = \sum_{i=1}^{N} V_i \cdot (G_{i,j}^+ - G_{i,j}^-)

To represent both positive and negative synaptic weights $W_{i,j}$, a differential conductance pair configuration is deployed, where $W_{i,j} \propto (G_{i,j}^+ - G_{i,j}^-)$. The net differential current $\Delta I_j = I_j^+ - I_j^-$ is subsequently converted into a voltage or digital representation via Transimpedance Amplifiers (TIA) or Analog-to-Digital Converters (ADC).

Table 1: Comparative Evaluation of Prominent Memristive Device Technologies for Edge AI Acceleration

Device Parameter	**RRAM (OxRAM)**	**PCM (Chalcogenide)**	**STT-MRAM**	**FeFET / FeRAM**
Switching Mechanism	Oxygen vacancy filament formation/rupture	Amorphous-crystalline thermal phase transition	Spin-polarized current torque reversal	Ferroelectric polarization domain switching
Conductance States	Multi-level Analog (32–128 states)	Multi-level Analog (16–64 states)	Binary / Pseudo-Analog (2–4 states)	Multi-level Analog (16–32 states)
Write Energy	0.1 – 2 pJ / bit	10 – 100 pJ / bit	0.01 – 0.5 pJ / bit	0.001 – 0.1 pJ / bit
Read Latency	< 5 ns	< 10 ns	< 2 ns	< 10 ns
Endurance (Cycles)	10^6 – 10^9	10^7 – 10^8	> 10^12	10^10 – 10^12
Data Retention	> 10 years @ 85°C	> 10 years @ 85°C	> 10 years @ 85°C	> 10 years @ 85°C
Non-Idealities	Filament variation, telegraph noise	Resistance drift, high reset current	Low ON/OFF ratio (~2-3x)	Gate oxide fatigue, footprint

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved




Figure 1: Conductance response dynamics under identical voltage pulses illustrating asymmetric non-linear potentiation (LTP) and depression (LTD) behavior in HfOx-based memristive synapses

RESULTS AND FINDINGS

Quantitative evaluation of memristive neuromorphic circuits across benchmark workloads reveals drastic efficiency improvements over digital baselines, alongside key design trade-offs between precision, circuit complexity, and non-ideality resilience.

Crossbar Topology and Sneak-Path Suppression

Evaluation of crossbar array topologies indicates that while passive 0T1R crossbars achieve maximum integration density ($4F^2$, where F is feature size), sneak-path currents limit array sizes to approximately 32×32 without severe signal degradation. Integrating a dedicated selector element (1S1R, such as threshold switching volatile memristors) or a access transistor (1T1R, $6–10F^2$) restores read/write margins, enabling scalable arrays up to 512×512 with negligible cross-talk [39].

Table 2: Comparative Performance Benchmarking of AI Accelerators on Edge Computer Vision (CIFAR-10) and Keyword Spotting

Platform / Accelerator Architecture	Technology Node	Compute Paradigm	Energy Efficiency (TOPS/W)	CIFAR-10 Accuracy (%)	Peak Power (mW)
NVIDIA Jetson Xavier NX	12 nm CMOS	Digital GPU / Von Neumann	0.55 TOPS/W	92.4%	10,000 mW

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved

ARM Ethos-U55 NPU	16 nm CMOS	Digital In-Memory SRAM	2.10 TOPS/W	90.8%	150 mW
1T1R RRAM Edge Engine (Inference)	28 nm CMOS-RRAM	Mixed-Signal Analog MVM	28.5 TOPS/W	91.2%	18.4 mW
3D Monolithic RRAM SNN Chip	40 nm CMOS-RRAM	Event-Driven Spiking	74.2 TOPS/W	89.5%	4.2 mW
STT-MRAM Hybrid Accelerator	22 nm FD-SOI	Binary / Ternary MVM	42.0 TOPS/W	88.6%	8.1 mW

As detailed in Table 2, memristive mixed-signal accelerators deliver up to $50–135\times$ higher energy efficiency (TOPS/W) compared to edge digital GPUs and $13–35\times$ improvement over SRAM-based digital NPUs, operating well within sub-20 mW power envelopes required for ultra-low-power edge nodes [40].




Figure 2: Architectural energy efficiency comparison (TOPS/W) illustrating the exponential performance advantage of analog and spiking memristive in-memory computing over legacy digital platforms

DISCUSSION

The physical convergence of memory and compute via memristive devices fundamental alters edge AI hardware design economics. By computing directly inside memory arrays, data transfer energy is eliminated. However, mapping algorithm weights onto physical analog conductance values exposes deep interactions between hardware non-idealities and algorithmic accuracy [41].

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved

- Impact of Non-Linearity and Asymmetry: As illustrated in Figure 1, device conductance changes non-linearly with pulse count. In on-chip learning, asymmetric potentiation/depression forces weight updates to overshoot or stall, leading to up to 15–20% accuracy degradation in deep networks if uncompensated [42]. Hardware-aware training algorithms, which incorporate measured non-linearity functions into the backward pass during training, effectively restore classification accuracy within 1–2% of floating-point baselines [43].
- Peripheral Circuit Bottlenecks: A key finding in recent integrated chip designs is that Analog-to-Digital Converters (ADCs) dominate energy dissipation. Utilizing high-resolution (8–10 bit) flash or SAR ADCs per column consumes over 75% of the total chip power budget [44]. To circumvent this bottleneck, recent paradigms adopt spike-frequency or pulse-width modulation (PWM), replacing voltage ADCs with compact, event-driven digital counters and LIF (Leaky Integrate-and-Fire) neuron circuits [45].
- Scientific & Engineering Significance: Memristive neuromorphic circuits pave the way for true autonomous zero-latency edge intelligence. Application domains such as real-time implantable medical diagnostics, autonomous micro-drones, extreme-environment space sensors, and always-on voice interfaces stand to gain immense operational autonomy without relying on cloud connectivity [46].

LIMITATIONS

Despite compelling operational metrics, several critical technical limitations currently hinder immediate mass deployment:

- Device-to-Device and Cycle-to-Cycle Variability: Stochastic oxygen vacancy movement during filament formation creates probabilistic conductance distributions across large crossbars, complicating precise multi-bit weight programming [47].
- Resistance Drift and Thermal Sensitivity: Chalcogenide PCM and oxide RRAM devices experience temporal state drift driven by structural relaxation and thermal fluctuations. Elevated ambient operational temperatures (>85°C) degrade state retention times [48].
- IR Drop and Parasitic Voltage Degradation: In large-scale crossbars (>250×250), finite metallic interconnect line resistance causes cumulative voltage drops along wordlines and bitlines, leading to spatial computational errors near array corners [49].

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved

- Manufacturing Yield and CMOS Compatibility: Integrating non-standard transition metal oxides into standard CMOS back-end-of-line (BEOL) processes requires specialized thermal budgets and contamination controls, impacting wafer manufacturing yield [50].

FUTURE SCOPE

To overcome current hardware barriers and achieve commercial maturation, future research should focus on five primary frontiers:

- Monolithic 3D Memristive Stacking: Transitioning from planar 2D arrays to 3D vertical RRAM (VRRAM) crossbars, enabling ultra-dense multi-layer synaptic networks fabricated directly above CMOS logic tiers [51].
- Novel Material Engineering: Exploring 2D layered materials (e.g., MoS_2, h-BN) and ferroelectric HfO2 thin films to achieve atomistically sharp switching filaments, sub-femtojoule switching energies, and near-perfect linearity [52].
- Algorithmic-Hardware Co-Design & Noise-Tolerant SNNs: Developing bio-inspired spiking algorithms that inherently exploit stochastic device noise for probabilistic reasoning and Bayesian inference, turning physical variability into a computational resource [53].
- Photonic-Memristive Hybrid Systems: Merging integrated silicon photonics with optical memristive state tuners to achieve multi-THz matrix computation speeds with zero electromagnetic interference [54].
- Bio-Hybrid Synthetic Edge Interfaces: Interfacing physical biological neurons directly with physical memristive synapses for real-time neuro-prosthetic closed-loop brain-machine communication [55].

CONCLUSION

Neuromorphic circuit design leveraging memristive devices represents a vital paradigm shift required to transcend the von Neumann memory wall and empower next-generation Edge AI applications. By executing parallel matrix operations directly within non-volatile memory arrays via physical laws of electricity, memristive accelerators deliver unprecedented energy efficiencies reaching up to tens to hundreds of TOPS/W within milliwatt power budgets. While non-ideal device variations, resistance drift, sneak paths, and ADC peripheral overheads present significant engineering hurdles, advancements in 1S1R selector integration, hardware-aware training algorithms, and event-driven spiking architectures are

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved

actively resolving these constraints. Continued interdisciplinary innovation across device physics, circuit topology, and neuromorphic algorithms will accelerate the deployment of intelligent, autonomous, zero-latency micro-systems across edge computing domains.

REFERENCES

1. M. Chiang and T. Zhang, "Fog and IoT: An overview of research opportunities," IEEE Internet of Things Journal, vol. 3, no. 6, pp. 854-864, Dec. 2016.
2. E. Ahmed et al., "Bringing computation closer to data source: A survey of edge computing paradigms," IEEE Communications Surveys & Tutorials, vol. 19, no. 1, pp. 62-90, 2017.
3. Z. Zhou, X. Chen, E. Li, L. Zeng, K. Luo, and J. Zhang, "Edge intelligence: Paving the last mile of artificial intelligence with edge computing," Proceedings of the IEEE, vol. 107, no. 8, pp. 1738-1762, Aug. 2019.
4. S. Backus et al., "Breaking the von Neumann bottleneck in deep learning hardware," Nature Electronics, vol. 2, pp. 410-419, Sep. 2019.
5. A. Chen, "A review of emerging non-volatile memory (NVM) technologies and applications," Solid-State Electronics, vol. 125, pp. 25-38, Nov. 2016.
6. M. Horowitz, "1.1 Computing's energy problem (and what we can do about it)," in IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, 2014, pp. 10-14.
7. D. Ielmini and H.-S. P. Wong, "In-memory computing with resistive switching devices," Nature Electronics, vol. 1, no. 6, pp. 333-343, Jun. 2018.
8. C. Mead, "Neuromorphic electronic systems," Proceedings of the IEEE, vol. 78, no. 10, pp. 1629-1636, Oct. 1990.
9. G. Indiveri and S.-C. Liu, "Memory and information processing in neuromorphic systems," Proceedings of the IEEE, vol. 103, no. 8, pp. 1379-1397, Aug. 2015.
10. Q. Xia and J. J. Yang, "Memristive crossbar arrays for brain-inspired computing," Nature Materials, vol. 18, no. 4, pp. 309-323, Apr. 2019.
11. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, no. 7191, pp. 80-83, May 2008.
12. L. Chua, "Memristor-The missing circuit element," IEEE Transactions on Circuit Theory, vol. 18, no. 5, pp. 507-519, Sep. 1971.

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved

13. A. Sebastiani, R. Carboni, and D. Ielmini, "Memristive devices for in-memory computing and neuromorphic systems," Advanced Electronic Materials, vol. 5, p. 1900462, 2019.
14. J. J. Yang et al., "High switching endurance in TaOx memristive devices," Applied Physics Letters, vol. 97, p. 232102, 2010.
15. Z. Wang et al., "Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing," Nature Materials, vol. 16, no. 1, pp. 101-108, Jan. 2017.
16. G. Burr et al., "Neuromorphic computing using non-volatile memory," Advances in Physics: X, vol. 2, no. 1, pp. 89-124, 2017.
17. S. Yu, "Neuro-inspired computing with emerging nonvolatile memorys," Proceedings of the IEEE, vol. 106, no. 2, pp. 260-285, Feb. 2018.
18. M. Hu et al., "Dot-product engine for ultra-fast and energy-efficient vector-matrix multiplication," in IEEE International Electrical Devices Meeting (IEDM), 2016, pp. 19.3.1-19.3.4.
19. A. Flocke and R. Noll, "Fundamental analysis of sneak currents in non-volatile binary memristor crossbar arrays," vol. 10, pp. 128-133, 2008.
20. J. Song et al., "A 1S1R threshold switching selector based on volatile oxide memristor for high-density crossbars," IEEE Electron Device Letters, vol. 38, pp. 1512-1515, 2017.
21. M. A. Zidan, J. P. Strachan, and W. D. Lu, "The future of electronics based on memristive systems," Nature Electronics, vol. 1, no. 1, pp. 22-29, Jan. 2018.
22. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of spiking neurons with spike-threshold adaptation and conductance-based synapses," IEEE Transactions on Neural Networks, vol. 17, no. 1, pp. 211-221, Jan. 2006.
23. S. Saighi et al., "Plasticity in neuromorphic computing: State-of-the-art and future networks," Frontiers in Neuroscience, vol. 9, p. 51, 2015.
24. D. Kuzum, R. G. Jeyasingh, B. Lee, and H.-S. P. Wong, "Nanoelectronic programmable synapses based on phase change memory for biological excitation and inhibition," Nano Letters, vol. 12, no. 5, pp. 2179-2186, May 2012.
25. P. Yao et al., "Fully hardware-implemented memristor convolutional neural network," Nature, vol. 577, no. 7792, pp. 641-646, Jan. 2020.

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved

26. Y. van de Burgt et al., "A non-volatile organic electrochemical device as a low-voltage artificial synapse for neuromorphic computing," Nature Materials, vol. 16, no. 4, pp. 414-418, Apr. 2017.
27. S. Yu et al., "Impact of non-ideal characteristics of resistive synaptic devices on hardware neural networks," IEEE Transactions on Electron Devices, vol. 62, no. 6, pp. 1812-1820, Jun. 2015.
28. C. Li et al., "Analogue computing with 3D RRAM crossbar architectures," Nature Electronics, vol. 2, no. 1, pp. 19-28, Jan. 2019.
29. A. Biswas and A. P. Chandrakasan, "CONV-SRAM: An energy-efficient SRAM macro for multiplying-computing in memory," IEEE Journal of Solid-State Circuits, vol. 54, no. 1, pp. 217-230, Jan. 2019.
30. L. Xia et al., "Switched-capacitor based mixed-signal computing interfaces for memristive crossbars," IEEE Transactions on Circuits and Systems I, vol. 65, pp. 3210-3221, 2018.
31. X. Sun, S. Yu, and P. Gu, "Impact of device non-idealities on on-chip training accuracy of memristor crossbar," IEEE Micro, vol. 38, pp. 28-36, 2018.
32. B. Rajendran et al., "Specifications of emerging non-volatile memory devices for neuromorphic computing," IEEE Electron Devices Magazine, vol. 1, pp. 6-18, 2013.
33. H. Tsai et al., "Recent progress in analog memory-based accelerators for deep learning," Journal of Physics D: Applied Physics, vol. 51, p. 283001, 2018.
34. F. Cai et al., "A fully integrated reprogrammable memristor-CMOS system for efficient edge computing," Nature Electronics, vol. 2, no. 7, pp. 290-299, Jul. 2019.
35. M. Chen et al., "Circuit-level optimization of 1T1R crossbars for energy-efficient edge vision," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, pp. 1102-1113, 2020.
36. Y. Chen et al., "A 1.024 TOPS/W mixed-signal memristive processing-in-memory accelerator," in IEEE ISSCC, 2021, pp. 240-242.
37. V. Joshi et al., "Accurate deep learning inference using computational phase-change memory," Nature Communications, vol. 11, p. 2473, May 2020.
38. T. Wan et al., "In-memory computing with non-volatile memristive arrays: Device physics and circuit co-design," Advanced Materials, vol. 33, p. 2004381, 2021.
39. J. Zhou et al., "Selector devices for high-density 3D memristive crossbars," Advanced Functional Materials, vol. 31, p. 2008211, 2021.

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved

40. L. Deng et al., "Rethinking the performance metrics of neuromorphic edge hardware," IEEE Micro, vol. 40, no. 5, pp. 45-53, Sep. 2020.
41. G. W. Burr et al., "Experimental demonstration and compact modeling of a 3D RRAM array for neuromorphic applications," IEEE Transactions on Electron Devices, vol. 62, pp. 2548-2555, 2015.
42. W. Zhang et al., "A hardware-aware training framework for memristive neural networks under non-ideal conductance states," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, pp. 4100-4112, 2020.
43. B. Gao et al., "Memristor-based analog in-memory computing for deep learning," IEEE Integrated Circuits Magazine, vol. 12, pp. 14-25, 2020.
44. A. Shafiee et al., "ISAAC: A convolutional neural network accelerator with in-memory computing," ACM SIGARCH Computer Architecture News, vol. 44, pp. 14-26, 2016.
45. P. Chi et al., "PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory," ACM SIGARCH, vol. 44, pp. 27-39, 2016.
46. S. Spiga et al., Memristive Devices for Brain-Inspired Computing. Academic Press, 2020.
47. D. Ielmini, "Brain-inspired computing with resistive switching memory (RRAM)," Microelectronic Engineering, vol. 190, pp. 44-53, 2018.
48. M. Le Gallo et al., "Mixed-precision in-memory computing," Nature Electronics, vol. 1, pp. 246-253, 2018.
49. B. Liu et al., "Reduction of IR-drop impact in large-scale memristor crossbar networks," IEEE Transactions on Circuits and Systems II, vol. 64, pp. 1210-1214, 2017.
50. H. P. Wong et al., "Metal oxide RRAM," Proceedings of the IEEE, vol. 100, no. 6, pp. 1951-1970, Jun. 2012.
51. H. Wu et al., "3D integration of memristive crossbar arrays for ultra-dense edge intelligence," Nature Communications, vol. 12, p. 3201, 2021.
52. X. Yan et al., "Two-dimensional material based memristive devices for neuromorphic computing," Advanced Materials, vol. 31, p. 1902763, 2019.
53. D. Querlioz et al., "Bio-inspired computing with resistive memories," IEEE Transactions on Nanotechnology, vol. 12, pp. 288-295, 2013.

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved

54. J. Feldmann et al., "Parallel convolutional processing using an integrated photonic tensor core," Nature, vol. 589, pp. 52-58, 2021.
55. T. Tuma et al., "Stochastic phase-change neurons," Nature Nanotechnology, vol. 11, no. 8, pp. 693-699, Aug. 2016.

***Author for Correspondence**
Jignesh Shah
E-mail: mejignesh248@rediffmail.com

[1]Associate Professor, Department of Electrical Engineering, Shree Vaishnav Institute of Technology & Science
[2]Research Scholar, Department of Electrical Engineering, Shree Vaishnav Institute of Technology & Science
[3]Research Scholar, Department of Electrical Engineering, Shree Vaishnav Institute of Technology & Science

Received Date: August 01, 2026
Accepted Date: August 12, 2026
Published Date: August 25, 2026

Citation: Jignesh Shah, Sonam Khandelwal, Amit Gupta. Neuromorphic Circuit Design Using Memristive Devices for Energy-Efficient Edge Artificial Intelligence Applications. Journal of Research in Electrical Circuits and Systems. 2026; 11(2): 129-143p.

Page 129-143 © MANTECH PUBLICATIONS 2026. All Rights Reserved